Open Source Formal Verification in VHDL

made by pepijndevos, submitted by porterjamesj
In this post, Pepjin demonstrates synthesizing a CPU using a hardware description language and verifying its correctness using entirely open source tools!